Abstract-To protect a 40-Gb/s transceiver from electrostatic discharge (ESD) damages, a robust ESD protection design has been proposed and realized in a 65-nm CMOS process. In this paper, diodes are used for ESD protection and inductors are used for high-speed performance fine tuning. Experimental results of the test circuits have been successfully verified, including highspeed performances and ESD robustness. The proposed design has been further applied to a 40-Gb/s current-mode logic (CML) buffer. Verified in silicon chip, the 40-Gb/s CML buffer with the proposed design can achieve good high-speed performance and high ESD robustness.
I. INTRODUCTION
A S CMOS technologies advanced, the high-speed integrated circuits have been designed and fabricated in nanoscale CMOS processes because of their advantages of high integration and potential for mass production [1] - [3] . The high-speed integrated circuits operating at multigigabit/second typically adopt core transistor with ultrathin gate oxide. However, the core transistor currently used in nanoscale CMOS technologies is vulnerable to electrostatic discharge (ESD) events [4] - [6] . Furthermore, the thinner metal layer and shallower diffusion junction increase the resistance and local heat of the ESD protection devices, which make the high-speed ESD protection difficult [7] .
To sustain the required ESD robustness, such as 2 kV in human-body model (HBM), the on-chip ESD protection device must be large enough [8] , [9] . However, the large ESD protection device introduces the large parasitic capacitance (C ESD ) at the I/O pads to obviously degrade the circuit performance, as shown in Fig. 1 [10] . There are two major considerations in ESD protection design for high-speed integrated circuits. First, the ESD protection design for high-speed circuits must sustain high enough ESD robustness to effectively protect the MOS transistor in the internal circuits against ESD stresses. Second, the performance degradations of the high-speed circuits because of the parasitic effects of the ESD protection design need to be minimized.
To effectively protect high-speed circuits and to minimize the parasitic effects of ESD protection circuits, several highspeed ESD protection designs have been reported [11] - [19] . The conventional high-speed ESD protection designs will be reviewed in Section II. In Sections III and IV, a robust ESD protection design for 40-Gb/s integrated circuits is presented and verified in a 65-nm CMOS process. The application of the proposed ESD protection circuit to a 40-Gb/s transceiver is presented in Section V.
II. CONVENTIONAL ESD PROTECTION DESIGNS FOR HIGH-SPEED APPLICATIONS

A. Dual Diodes
The conventional ESD protection design of dual diodes (D P and D N ) is shown in Fig. 2 , where two ESD protection diodes at I/O pad are assisted with the power-rail ESD clamp circuit [11] - [13] . When D P and D N are under forward-biased condition, they can provide efficient discharging paths from I/O pad to V DD and from V SS to I/O pad, respectively. In addition, the power-rail ESD clamp circuit provides the ESD current paths between V DD and V SS . normalized to the termination resistance (R T = 50 ). At high frequency, the performance of the high-speed circuits will be seriously degraded because of the parasitic capacitance.
B. Silicon-Controlled Rectifier
The silicon-controlled rectifier (SCR) device has been reported to be useful for high-speed ESD protection design because of its higher ESD robustness within a smaller layout area and lower parasitic capacitance [11] , [14] , [15] . In addition, the SCR device can be safely used without latchup danger in advanced CMOS technologies with low supply voltage. The ESD protection design of SCR is shown in Fig. 4 , where one SCR provides the ESD current paths between I/O pad and V SS , and the power-rail ESD clamp circuit provides the ESD current paths between V DD and V SS . 3 shows the simulated transfer function of the highspeed circuits with 200-fF capacitance and the SCR with 50-fF capacitance, where the SCR is expected to sustain 2-kV HBM stress. Even the parasitic capacitance is reduced to 50 fF, the SCR device is still hard to operate up to 40 Gb/s [13] .
C. T-Coil With ESD Protection Devices
The T-coil with ESD protection devices for high-speed ESD protection has been reported, as shown in Fig. 5 [16]- [18] . With proper design, this circuit can be recognized that at low and high frequencies, L and C B short the input to R T , respectively. This circuit can provide a purely resistive input impedance of R T , and large ESD protection devices can be used without seriously degrading high-speed performance.
The transfer function of the T-coil network can be calculated as (1) , is shown at the top of the next page [20] , where C L denotes the parasitic capacitance of ESD protection devices and high-speed circuits. The simulated transfer function of the T-coil with ESD protection devices is shown in Fig. 3 , where the parasitic capacitances of the ESD protection devices and the high-speed circuit are 100 and 200 fF, respectively. The 100-fF ESD protection devices are expected to sustain 2-kV HBM stress. The T-coil network performs inductive peaking with better performance than the dual diodes or SCR.
The T-coil with dual diodes for 40-Gb/s circuit has been realized in submicrometer CMOS process [16] . The SCR has also been used as the ESD protection device in the T-coil-based ESD protection design for 8.5-Gb/s transmitter in 65-nm CMOS process [17] . However, their ESD robustness of the T-coil-based ESD protection designs has not been tested in those works. The nMOS and pMOS transistors with gate-coupled technique are also used in the ESD protection design with T-coil. The T-coil with ESD protection MOS for 10-Gb/s circuit has been realized in 0.18-μm CMOS process with 1-kV HBM ESD robustness [18] . The ESD robustness of the T-coil-based ESD protection designs has to be improved.
III. PROPOSED ESD PROTECTION DESIGN FOR HIGH-SPEED APPLICATIONS
In this paper, a robust ESD protection design for 40-Gb/s integrated circuits is presented in a 65-nm CMOS process. This design can be recognized that at low frequencies, L shorts the input to R T , and at high frequencies, C B plays the same role while L, C 1 , C 2 , and C 3 are also matched using distributed ESD protection scheme [21] . The transfer function (V x /I in ) of the proposed ESD protection circuit can be calculated as (2), is shown at the top of the page. The distributed diodes are used to improve the ESD robustness. The sizes of inductors and ESD protection diodes can be designed to expand the bandwidth and minimize the performance degradations. When the ESD protection diodes are under forward-biased condition, they can provide efficient discharging paths from I/O pad to V DD or from V SS to I/O pad. In addition, the power clamp that consists of an RC-inverter-triggered nMOS provides the ESD current paths between V DD and V SS . As positive-to-V DD (PD) [negative-to-V SS (NS)] ESD stresses at I/O pad, the ESD current is discharged through the paths of D P1 , D P2 , and D P3 (D N1 , D N2 , and D N3 ). As positive-to-V SS (PS) [negative-to-V DD (ND)] ESD stresses at I/O pad, the ESD current is discharged to the floating V DD (V SS ) first, and then discharged to the grounded V SS (V DD ) through the turn-on efficient power clamp. The proposed ESD protection circuit provides the corresponding current discharging paths among the ESD test pin combinations. Under normal circuit operating conditions, the ESD protection diodes are kept off with some parasitic capacitance. Fig. 7 shows the transfer function of the proposed design with different diode sizes. The transfer function is normalized to the termination resistance. In For comparison purpose, the T-coil with dual diodes is also implemented in this paper. The widths of D P and D N are selected to 60 μm. The inductors are ∼0.25 nH in the T-coil network.
The simulated eye diagrams of the received data of each design are shown in Figs. 8 and 9 . The input level is kept at 200 mV, and the data rate is kept at 40 Gb/s. The eye height and width are defined according to [22] . The simulated eye diagrams of T-coil with dual diodes, proposed design A, and proposed design B at 40 Gb/s exhibit eye height (eye width) of 80 mV (17 ps), 90 mV (19 ps), and 95 mV (18.8 ps), respectively.
The test circuits have been fabricated in a 65-nm CMOS process. Each test circuit occupies an area of 85 × 95 μm 2 . To facilitate two-port measurement on a probe station, the test circuits are arranged with ground-signal-ground pads. Fig. 10 shows one of the test circuits (proposed design A).
B. Measurement Results
The eye diagrams of the test circuits have been measured on the probe station using a 40-Gb/s bit stream generated by multiplexing four 10-Gb/s random data channels. The input level is kept at 200 mV. Figs. 11-13 show the measured eye diagrams. The test environment (including cable and probe) also causes the performance degradation. The eye diagram with degradation because of the cable and probe is shown in Fig. 11 , where its eye height (eye width) at 40 Gb/s is 23.7 mV (17.28 ps). The eye diagram of T-coil with dual diodes is shown in Fig. 12 , where its eye height (eye width) at 40 Gb/s is 20.7 mV (18.53 ps). The eye diagrams of proposed design A and B at 40 Gb/s exhibit eye height (eye width) of 22.8 mV (18.76 ps) and 23.9 mV (18.86 ps), as shown in Fig. 13 .
The HBM ESD robustness is tested according to the ESDA/JEDEC (Joint Electron Device Engineering Council) joint standard [23] . The positive and negative zapping are stressed to I/O pad with V DD or V SS connected to ground. The failure criterion is defined as the I -V characteristics shifting over 30% from its original curve after ESD stressed at every ESD test level. The PS, PD, NS, and ND HBM ESD robustness of all the test circuits are measured, as listed in Table I . The measured HBM ESD robustness of the T-coil with dual diodes, proposed design A, and proposed design B are 1.75, 2.5, and 2.25 kV, respectively, which are obtained from the lowest levels among the ESD test pin combinations.
A transmission line pulsing (TLP) system with a 10-ns rise time and a 100-ns pulsewidth is used to evaluate the secondary breakdown current (It 2 ), which suggested the currenthandling ability in the time domain of HBM ESD event, of ESD protection circuit. Fig. 14 shows the measured TLP I -V curves of the test circuits. The T-coil with dual diodes, proposed design A, and proposed design B can achieve the TLP-measured It 2 of 1.08, 1.75, and 1.61 A, respectively.
Another very fast TLP (VF-TLP) system with 0.2-ns rise time and 1-ns pulsewidth is also used to capture the transient behavior of ESD protection circuits in the time domain of charged-device-model (CDM) event. Fig. 15 shows the measured VF-TLP I -V curves of the test circuits. The V. ESD PROTECTION DESIGN APPLIED TO 40-Gb/s CML CMOS current-mode logic (CML) style was introduced to implement ultrahigh speed buffers, latches, multiplexers and demultiplexers, and frequency dividers [24] - [26] . The CML circuits can operate with lower signal voltage and higher operating frequency at lower supply voltage than static CMOS circuits, so the CML buffers are suitable for highspeed applications. The other advantage of the differential CML buffer includes its large-signal behavior in response to a differential input signal. Moreover, the differential CML buffer exhibits high bandwidth. This paper presents a CML buffer design and introduces ESD protection. Fig. 17 shows the 40-Gb/s CML buffer with differential architecture. The tail currents controlled by the V B provide the input-independent biasing for the circuit. The ESD protection circuits, proposed design A and T-coil with dual diodes have been applied to the CML buffers, as shown in Fig. 17 . These CML buffers with ESD protection circuits have been fabricated in the same 65-nm CMOS process. Fig. 18 shows the chip micrographs of the CML buffer with the proposed design A. The eye diagrams of the test circuits have been measured on the probe station. The input level is kept at 200 mV. Fig. 19(a) and (b) shows the measured eye diagrams of CML buffer with T-coil ESD protection at 35 and 40 Gb/s, respectively. After the proposed ESD protection circuit is applied at the I/O pads of CML buffer, Fig. 20(a) and (b) shows the measured eye diagrams of CML buffer with proposed design A at 35 and 40 Gb/s, respectively. The eye amplitude, eye height, and eye width [22] of CML buffer with T-coil ESD protection at 40 Gb/s are 124.0 mV, 10.0 mV, and 15.31 ps, respectively, whereas those of CML buffer with proposed design A at 40 Gb/s are 127.0 mV, 34.0 mV, and 17.14 ps, respectively.
The ESD robustness and TLP testing of the ESD-protected CML buffers have also been evaluated. The PS, PD, NS, and ND HBM ESD robustness of both CML buffers are measured. The measured HBM ESD robustness of the CML buffers with T-coil ESD protection and that with proposed design A are 1.75 and 2.5 kV, respectively. The TLP-measured It 2 of the CML buffers with T-coil ESD protection and that with proposed design A are 1.05 and 1.69 A, respectively, whereas the VF-TLP-measured It 2 are 1.77 and 2.99 A, respectively. These measurement results are summarized in Table I . To verify the ESD protection ability of the ESD protection circuits, the eye diagrams of both CML buffers after ESD tests are remeasured. After 1.75-kV HBM ESD stresses to the CML buffer with T-coil ESD protection, the eye height and width at 40 Gb/s are 10.0 mV and 15.85 ps, respectively. Once 2.5-kV HBM ESD stresses to the CML buffer with proposed design A, the eye height and width at 40 Gb/s are 34.0 mV and 16.22 ps, respectively. The measured eye diagrams can be still satisfactory.
VI. CONCLUSION
The new ESD protection design with good high-speed performance and high ESD robustness has been developed for the 40-Gb/s applications. The test circuits have been investigated in 65-nm CMOS process, in which the proposed design A with 22.8-mV (18.76 ps) eye height (eye width) at 40 Gb/s and 2.5-kV HBM ESD robustness has been applied to a CML buffer. The experimental results validate the feasibility of the ESD protection design on the 40-Gb/s CML buffer with 34.0-mV (17.14 ps) eye height (eye width) at 40 Gb/s and 2.5-kV HBM ESD robustness in the same 65-nm CMOS process.
